

Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

#### **Features**

- Internal Op-Amp -3dB Band-Width: 60MHz, A<sub>V</sub> = 1
- Slew Rate: 70V/µS (320V/µS with FST EN)
- Wide Analog Supply Range: -2.5V to -12V
- Positive Digital Supply Range: +2V to +5V
- Output Current: 20mA
- Four Separated Output Array
- Output Swings Rail-to-Rail
- Output Offset Voltage, Rail-to-Rail: 5mV Max
- Low Output Noise: 20μvrms (10Hz to 100kHz)
- Power Supply Rejection: 75dB Typ.
- Programmable Soft-Start
- Operating Temperature Range: -40°C to 125°C
- Low Profile (5mm x 11mm x 0.75mm) QFN Package

#### **Applications**

- Power Management unit
- RF Amplifier Gate Control and Monitoring
- RF Transceivers Gate Control

#### **Description**


The ASNGC4X20 is a quad negative gate control and monitor with up to 320 V/ $\mu$ S output slew rate. The outputs have been driven with four unity – gain amplifier with a gain-bandwidth of 60MHz and a 20mA output current to fit the requirements of high-performance RF bias boards.

The ASNGC4X20 has a digital positive select input and quad rail to rail outputs that swing within 100mV of GND and 300mV of VSSL rail to maximize the signal dynamic range in low voltage applications. The ASNGC4X20 has low output RMS noise and precision output voltage levels that are adjusted with only two resistors. It has four precision monitoring blocks with adjustable power good range and four output flags.


The ASNGC4X20 maintains its performance with a VSSL voltage from -3V to -12V and a VDD\_DIG voltage from 2V to 5V. The Input digital select levels are GND and VDD\_DIG as Low and High logical levels, respectively. The output voltage and monitoring levels can be set between VSS and GND.

## **Typical Application**

#### Quadrative Gate Control and monitoring



Large signal -0.36 V to -3 V Step @ VSS=-4.5 V, VDD\_DIG = +3.3 V FST<sub>EN</sub> = 0 RS = 22  $\Omega$ , CL = 330 pF (SELECT) (VO)





Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring


### **Absolute Maximum Rating**

VSSL	+0.5 V to -13 V
VDD_DIG	0.5 V to 5.5 V
VDD0	0 V
FAULT_RSTx	0.5 V to VDD_DIG +0.5 V
SELECT	0.5 V to VDD_DIG +0.5 V
FAST_EN	0.5 V to VDD_DIG +0.5 V
THERMAL_REACT_EN	0.5 V to VDD_DIG +0.5 V
THERMAL_FLAG	0.5 V to VDD_DIG +0.5 V
VOx, MON_INx	VSSL-0.5 V to +0.5 V
REFH, REFL	WSSL-0.5 V to +0.5 V
REFH_MON, REFL_MON	VSSL-0.5 V to +0.5 V
REF1V	VSSL-0.5 V to VSSL +5 V
Maximum Junction Temperature	250 °C

### **Recommended Pin Voltage Range**

3 V to -13 V
2.5 V to 5.5 V
0 V
Digital OUT (0 to VDD_DIG)
Digital IN (0 to VDD_DIG)
Digital IN (0 to VDD_DIG)
Digital IN (0 to VDD_DIG)
Digital OUT (0 to VDD_DIG)
VSSL+0.3 V to -0.1 V
VSSL+0.3 V to 0 V
VSSL+0.3 V to -0.1 V
VSSL+0.3 V to 0 V
Analog OUT (VSSL+1 V)
150 °C

## **Pin Configuration**





Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

#### **Electrical Characteristics**

 $T_{A}=25~^{\circ}\text{C}, \text{VDD\_DIG}=3.3~\text{V}, \text{VSS}=-4.5~\text{V}, \text{R}_{\text{REFH}}=3~\text{K}\Omega, \text{R}_{\text{REFL}}=30~\text{K}\Omega, \text{R}_{\text{REF1V}}=10~\text{K}\Omega, \text{R}_{\text{HMON}}=2~\text{K}\Omega, \text{R}_{\text{LMON}}=34.5~\text{K}\Omega$ 

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNITS
VREF <sub>H</sub>				-0.3		V
VREF∟				-2.995		V
VREFHMON				-0.200		V
VREFLMON				-3.492		V
IREF∟				99.8		μΑ
IREF <sub>H</sub>				100.8		μΑ
IREFLMON				101.1		μΑ
IREFHMON				101.1		<u></u> μΑ
Vo		Select = High		-0.294		V
		Select = Low		-3.000		V
		Select = High		100		μΑ
In-select		Select = Low		0		μΑ
VoL	Output Voltage	No Load		-4.2		V
	Lower-Level Swing	$I_{Load} = \pm 20 \text{mA}$		-4.2		V
.,	<u> </u>	No Load		-0.1		
Vон		$I_{Load} = \pm 20 mA$		-0.1		V
I <sub>SH</sub> Output Short Circuit	Output Chart Cinquit	to GND		30		Л
	Output Short Circuit	to VSS		23		mA
I <sub>DD-Dig</sub>	Digital Supply Current	No Load		2		mA
lvss	Analog Supply Current	No Load		30		mA
V <sub>SELECTH</sub>	Select Digital High Level			2.2		V
Vselectl	Select Digital Low Level			1.1		V
		FAST_EN = High, C <sub>L</sub> = 330pF		13		ns
tsel-volh	Select Up command	FAST_EN = Low, C <sub>L</sub> = 330pF		25		ns
	to output V <sub>0</sub> 10%	FAST_EN = High, CL = 20pF		8		ns
	delay	$FAST_EN = Low, C_L = 20pF$		14		ns
t <sub>SEL-VOHL</sub> Select Down command delay to output V <sub>0</sub> 10% delay	Select Down	FAST_EN = High, C <sub>L</sub> = 330pF		15		ns
	command delay to	FAST_EN = Low, $C_L = 330pF$		20		ns
	output V <sub>0</sub> 10%	FAST_EN = High, CL = 20pF		13		ns
	FAST_EN = Low, $C_L = 20pF$		20		ns	
Slew rate	FAST_EN = High		320		V/µs	
		FAST_EN = Low		70		ν/μ3
t <sub>DPG</sub>		Power good		95		ms
6D1.Q		Power Bad		0.3		μs
VOS <sub>MH</sub>	REFH <sub>MON</sub> or REFL <sub>MON</sub> to MON <sub>IN</sub> offset voltage to remove PG flag			±5		mV
MON <sub>HYST</sub>	1 3 1146			25		mV
PSRR <sub>VSS</sub>		VSS = 3V , 11V @ 10Hz		75		dB
PSRR <sub>DIG</sub>		VDD_DIG = 2V , 5V @ 10Hz		93		dB dB



Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

#### Gate Control Typical Performance Characteristics TA = 25° unless otherwise noted


small signal Large signal -0.95V to -1.15V Step @ VSS=-6V, VDD\_DIG = +3.3V FAST\_EN = 0 -0.3V to -3V Step @ VSS=-6V, VDD DIG = +3.3V FAST EN = 0  $RS = 0\Omega$ , CL = 20pF,  $RL = 1K\Omega$  $RS = 0\Omega$ , CL = 20pF,  $RL = 1K\Omega$ (SELECT) (VO) (SELECT) (VO) Trig'd 31 Jul 2022 16:50:17 (■ 2.00004MHz 1 1.056V D 100ns 📳 119.8us 100ns ( 119.8us ) Large signal Large signal -1.5V to -4.5V Step @ VSS=-6V, VDD\_DIG = +3.3V FAST EN = 0 -0.3V to -3V Step @ VSS=-6V, VDD\_DIG = +3.3V FAST\_EN = 0  $RS = 0\Omega$ , CL = 20pF,  $RL = 1K\Omega$ RS =  $22\Omega$ , CL = 330pF, RL = 1K $\Omega$ (SELECT) (VO) (SELECT) (VO) Trig'd 31 Jul 2022 17:26:22 Trig'd 02 Aug 2022 11:48:51 large signal large signal -0.95V to -10.5V Step @ VSS=-12V, VDD\_DIG = +3.3V FAST\_EN = 1 -0.95V to -10.5V Step @ VSS=-12V, VDD\_DIG = +3.3V FAST\_EN =  $RS = 22\Omega$ , CL = 20pF,  $RL = 1K\Omega$ (SELECT) (VO)  $RS = 0\Omega$ , CL = 20pF,  $RL = 1K\Omega$ (SELECT) (VO) Trig'd 31 Jul 2022 17:41:20 100ns 📳 119.8us 12FRR -28.33ns 1RiseTime 17.63

● FRR -71.50ns ● RiseTime 97.50ns




Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring


Output Overdriven Recovery @ VSS=-6V, -0.16V to -3V, FAST\_EN = 0 RS = 0 $\Omega$ , CL = 20pF, RL = 1K $\Omega$ 




Output Overdriven Recovery @ VSS=-6V, -3V to -6V, FAST\_EN = 0





Large signal -0.3V to -5.5V Step @ VSS=-6V, VDD\_DIG = +3.3V FAST\_EN = 1 RS = 22 $\Omega$ , CL = 330pF, RL = 1K $\Omega$ 



 $\label{eq:Large signal} Large signal \\ -0.3V to -5.5V Step @ VSS=-6V, VDD_DIG = +3.3V FAST_EN = 0 \\ RS = 22\Omega, CL = 330pF, RL = 1K\Omega$ 











Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring







Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

#### **Pin Functions**

**VDD0:** Ground. Tie these pads to local ground plate on PCB. To ensure proper electrical and Thermal performance connect all pins with wide polygon to ground.

**VSSL:** The VSSL pin supplies current to the ASNGC4X20's internal Output Buffer and to the internal reference block. This pin must be locally bypassed with an external, low ESR capacitor of at least  $4.7\mu F$ . The VSSL pin voltage level is negative and should be set between -3V to -12V for best chip performance.

**VDD\_DIG:** The VDD\_DIG pin supplies current to the ASNGC4X20's internal Select input section and to the internal monitoring block. This pin must be locally bypassed with an external, low ESR capacitor of at least  $1\mu$ F. The VDD\_DIG pin voltage level is positive and should be set between 2.5V to 5V for best chip performance.

**REFL**<sub>MON</sub>, **REFH**<sub>MON</sub>: ASNGC4X20 Monitoring Reference pads. For  $R_{REF1V}$  equal to 10Kohm, a fixed current of 100µA flows into these pins through a single external resistor ( $R_{HMON}$ ,  $R_{LMON}$ ) connected between ground and each pad, which sets a negative voltage on each pad to program the monitoring reference levels. For correct function of monitoring block, the value of  $R_{LMON}$  must be selected greater than  $R_{HMON}$  ( $REFL_{MON}$  pin voltage must be lower than  $REFH_{MON}$ ). In order to reject high frequency noise a parallel capacitor ( $C_{HMON}$  and  $C_{LMON}$ ) can be used with  $R_{HMON}$  and  $R_{LMON}$ . Do not use more than 10nF for  $C_{HMON}$  and  $C_{LMON}$ .

**REFL, REFH:** ASNGC4X20 Output voltage levels Reference pads. For  $R_{REF1V}$  equal to 10Kohm, a fixed current of 100 $\mu$ A flows into these pins through a single external resistor ( $R_{REFH}$ ,  $R_{REFL}$ ) connected between ground and each pad, which sets a negative voltage on each pad to program the output voltage reference levels. The value of  $R_{REFH}$  must be selected greater than  $R_{REFL}$  (REFL pin voltage must be lower than REFH). In order to

reject high frequency noise a parallel capacitor ( $C_{REFH}$  and  $C_{REFL}$ ) can be used with  $R_{HMON}$  and  $R_{LMON}$ . Do not use more than  $1\mu F$  for  $C_{REFH}$  and  $C_{REFL}$ .

**REF1V:** Current Reference pad. A 1.01V is internally applied between this pad and VSSL. Connect a 1% 10K resistor between this pad and VSSL to set a 101uA reference current that flows into REFL, REFH, REFH<sub>MON</sub> and REFL<sub>MON</sub> pads.

**FAULT**<sub>RSTX</sub>: Monitoring digital output flag. The pad output High level voltage is VDD\_DIG and Low logical level voltage is 0V. The pin output level is High if MON<sub>INX</sub> voltage is between REFL<sub>MON</sub> and REFH<sub>MON</sub> and is Low otherwise. High to Low transition of this pad happens immediately (300ns delay) and at MON<sub>INX</sub> lower than REFL<sub>MON</sub> or greater than REFH<sub>MON</sub> and Low to High transition happens with a typical 95ms delay after

 $REFLMON+25mV < MON_{INX} < REFH_{MON}-25mV$ 

**MON**<sub>INX</sub>: Monitoring input. This pad should be connected in remote sense condition (without current) to a negative voltage relative to ground. The function of monitoring is explained above. Two protection diode is internally connected between this pad and VSSL/VDD0 pads so the applied voltage on MON<sub>INX</sub> pad must be between ground and VSSL.

 $VO_X$ : ASNGC4X20 output pad. This pad is internally driven by a unity gain amplifier with 60MHz bandwidth, a 70V/us (Up to 320V/us by FST\_EN) slew rate and a 70deg phase margin at 20pF capacitive load. The maximum output capacitive load is 50pF for stability. For more capacitive loads connect a 22Ω series resistor (RS) in the output. The output current limit is 23mA DC and 500mA peak (less than 200ns). This pad voltage level is set by REFH and REFL pads. The  $VO_X = V_{REFL}$  if SELECT=Low and  $VO_X = V_{REFH}$  if SELECT=High.

**SELECT:** ASNGC4X20 digital input. The pad input High level voltage is VDD\_DIG and Low level is 0V. This pad sets  $VO_X$  voltage level on REFH and REFL voltage. The  $VO_X = V_{REFL}$  if SELECT=Low and



Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

VO<sub>X</sub>=V<sub>REFH</sub> if SELECT=High. SELECT is internally protected for input voltages above VDD\_DIG and below 0V. Minimum input pulse width is 60ns. This pad is internally pulled down.

**FST\_EN:** Fast operation mode enable pad. In fast operation mode the supply current of the ASNGC4X20 increases to about 5 time more than typical condition within 20ns after the SELECT input is toggled so the outputs slew rate increases to 320V/us. The current usage is not changed in Fast mode when the SELECT is fixed. Fast mode operation is recommended in large output steps as high as 3V or more. Fast mode operation increases the pulse current drawn from VSSL when SELECT input is toggled and should be considered in sensitive application. This pad is internally pulled down.

**THERMAL\_FLAG:** Over temperature output digital flag pad. The pad output Low and High voltage levels are 0V and VDD\_DIG, respectively. The output is Low when the temperature is below 180°C and is high otherwise.

**THERMAL\_REACT\_EN:** Over temperature reaction enable pad. This pad is a pulled up digital input. Tie it to VDDO to disable the Over temperature reaction mode and leave it to enable that. In Over temperature reaction enable mode, the supply current usage and outputs current limit level decreases by 80% while the chip internal temperature is increased above 180°C. This pad is internally pulled up.



Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring


#### **Application Information**

#### **PCB Layout**

The ASNGC4X20 includes quad negative gate control and monitor. Even with the high level of integration, you may fail to achieve specified operation with a haphazard or poor layout. See Figure 3 for a suggested layout. Ensure that the 5. CL capacitors can be placed far from the grounding and heat sinking are acceptable. A few rules to keep in mind are:


- 1. Place the  $R_{\text{REFL}}\text{, }R_{\text{REFH}}\text{, }R_{\text{REFHMON}}\text{, }R_{\text{REFLMON}}$  and R<sub>REF1V</sub> resistors as close as possible to their respective pins.
- 2. Place the C<sub>REFH</sub> and C<sub>REFL</sub> capacitors as close as possible to their respective resistors.

- 3. Place the RS resistors as close as possible to their respective pins.
- 4. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the ASNGC4X20.
- ASNGC4X20 if RS resistors have been used.
- 6. It is recommended to connect MON IN track without DC current path to monitor the consumer voltage level.
- 7. Use vias to connect the GND copper area to the board's internal ground plane. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board.



Quadruple, Negative Voltage Low noise, 320V/µs, Rail-to-Rail Adjustable Output RF Amplifier Gate Bias Control & Monitoring

# All dimensions are in mm ± 0.05 mm



72 pin QFN Package