

1. Introduction

The AS1042 high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical twowire CAN bus. The transceiver is designed for highspeed CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller. It offers good Electro-Magnetic Compatibility (EMC) and Electro-Static Discharge (ESD) performance.

This CAN transceiver meets the ISO 11898-2:2016 and ISO 11898-5:2007 high speed CAN (Controller Area Network) physical layer standard. The transceiver has a low power standby mode with wake-up capability. Additionally, includes protection feature to enhance device and network robustness.

2. Features

2.1 General


- SPLIT voltage output for stabilizing the recessive bus level
- Low Electro-Magnetic Emission (EME) and high Electro-Magnetic Interference (EMI) immunity based on IEC 62228 (2007)
- Suitable for 12 V systems
- Timing guaranteed for data rates up to 5Mbit/s
- Fully ISO 11898-2:2016 and ISO 11898-5:2007 compliant
- Available in SO8 package
- Dark green product (halogen-free and Restriction of Hazardous Substances (RoHS) compliant)

2.2 Fail-safe behavior

- Low quiescent current in standby mode
- Wake-up capability
- Under-voltage protection on V_{CC}
- Functional behavior predictable under all supply conditions
- Transmit data (TXD) dominant time-out function
- Bus-dominant time-out function in standbymode
- Transceiver disengages from the bus when not powered up (zero load)

2.3 Protections

- High ESD handling capability on the bus pins (±8 kV)
- Bus pins protected against transients in automotive environments
- Receiver common mode input voltage: ±40 V
- Over temperature protection
- Compatible with TJA1042



AS1042 8-PIN SOIC



3. Pin configuration




Figure 1: Pin configuration

Symbol	Description
TXD	Transmit data input
GND	Ground
V _{CC}	Supply voltage
RXD	Receive data output; reads out data from the bus lines
SPLIT	Common-mode stabilization output
CANL	Low-level CAN bus line
CALH	High-level CAN bus line
STB	Standby mode control input

4. Quick Reference

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CANH}	Voltage on pin CANH		-40		+40	V
V _{CANL}	Voltage on pin CANL		-40		+40	V
V _{SPLIT}	Voltage on pin SPLIT		-40		+40	V
V _{ESD}	Electrostatic discharge voltage	IEC 61000-4-2 at pins CANH, CANL	-8		+8	KV
V _{cc}	Supply voltage		4.5		5.5	V
		Standby mode	15	25	44	μΑ
I _{CC}	Supply current	Normal mode: bus recessive	2.5	5	10	mA
		Normal mode: bus dominant	20	45	70	mA
T _{vj}	Virtual junction temperature		-40		+150	°C
V _{TX,RX,STB}	Logic voltage		-0.3		V _{CC} + 0.3	V
V _{uvd(VCC)}	Undervoltage detection on pin V_{CC}		3.5		4.5	V
V _{th(POR)}	Power-on reset threshold voltage		1.3		2.7	V

5. Ordering information

Part number		Package				
Part number	Name	Description	Version			
AS1042	SO-8	Plastic small outline package; 8 leads; body width 3.9 mm	-			



AS1042

6. Block Diagram




Figure 2: Block diagram





7. Absolute maximum ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V _x	Voltage on pin $x^{[1]}$	on pins CANH, CANL, and SPLIT	-40	+40	V
V _x	Voltage on pin x	on pins TXD, RXD and STB	-0.3	V _{CC} + 0.3	V
V _{diff}	Differential voltage between pin CANH and pin CANL		-27	27	V
		on pins CANH, CANL ^[2]			,
		pulse 1	-100	-	V
V _{trt}	Transient voltage	pulse 2a	-	75	V
		pulse 3a	-150	-	V
		pulse 3b	-	100	V
		IEC 61000-4-2 (150 pF, 330 Ω) ^[3]			
V _{ESD}	Electrostatic discharge voltage	at pins CANH and CANL	-8	+8	kV
LSD		at STB pin	-2	+2	kV
		at any other pin	-4	+4	kV
Τ _{vj}	Virtual junction temperature ^[4]		-40	+150	°C
V _{CC}	Supply voltage		-0.3	5.5	V

8. Static characteristics

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; R_L = 60 Ω unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC.^[5]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
upply; pin	V _{cc}	·				•
V _{CC}	Supply voltage		4.5	-	5.5	V
V _{uvd(VCC)}	Undervoltage detection voltage on pin V_{CC}		3.5	-	4.5	v
V _{th(POR)}	Power on reset threshold voltage		1.3	-	2.7	V
		Standby mode				
	Supply current	$V_{TXD} = V_{CC}$	15	25	44	μA
		Normal mode				
		Recessive; V _{TXD} = V _{CC}	2.5	5	10	mA
I _{CC}		Dominant; V _{TXD} = 0V	20	45	70	mA
		Dominant; V _{TXD} = 0 V; short circuit on bus lines; -3 V < (V _{CANH} =V _{CANL}) < 18 V	2.5	80	110	mA
tandby mo	de control input; pin STB	1	I		I	I
V	High lovel input voltage		0.7.1		V	v

V _{IH}	High-level input voltage	0.7 V _{cc}	-	V _{CC} + 0.3	V
V _{IL}	Low-level input voltage	- 0.3	-	0.3 V _{CC}	V

^[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values

^[2]According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06. ^[3]According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.

^[4]In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$ where $R_{th(vj-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

^[5] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.



High speed CAN Transceiver

I _{IH}	High-level input current	V _{STB} = V _{CC}	-1	-	1	μΑ
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{IL}	Low-level input current	V _{STB} = 0 V	-90	-	-1	μA
	t data input; pin TXD			1		<u> </u>
V _{IH}	High-level input voltage		0.7 V _{CC}	-	V _{CC} + 0.3	V
V _{IL}	Low-level input voltage		- 0.3	-	0.3 V _{CC}	V
I _{IH}	High-level input current	V _{STB} = V _{CC}	-5	-	+5	μΑ
I _{IL}	Low-level input current	V _{TXD} = 0 V	-260	-150	-30	μA
C _i [6]	Input capacitance		-	2	10	рF
CAN receive	data output; pin RXD					
I _{он}	High-level output current	$V_{RXD} = V_{CC} - 0.4 V$	-8	-3	-1	mA
I _{OL}	Low-level output current	V _{RXD} = 0.4 V; bus dominant	2	5	12	mA
Bus lines; pir	ns CANH and CANL	•	•			
		$V_{TXD} = 0 V; t < t_{to(dom)TXD}$				
V _{O(dom)}	Dominant output voltage	pin CANH; R_L = 50 Ω to 65 Ω	2.75	3.5	4.5	V
		pin CANL; $R_L = 50 \Omega$ to 65Ω	0.5	1.5	2.25	V
V _{dom(TX)sym}	Transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$	-400	-	+400	mV
V _{TXsym}	Transmitter voltage symmetry	$V_{TXsym} = V_{CANH} + V_{CANL}; [2]$ f _{TXD} = 250 kHz, 1 MHz and 2.5 MHz; C _{SPLIT} = 4.7 nF; V _{CC} = 4.75 V to 5.25 V ^[7]	0.9V _{cc}	-	1.1V _{CC}	v
		$\begin{array}{l} \mbox{Dominant: Normal mode; } V_{TXD} = 0 \ V; \\ t < t_{to(dom)TXD}; \ V_{CC} = 4.75 \ V \ to \ 5.25 \ V \end{array}$				
		$R_L = 45\Omega$ to 65Ω	1.5	-	3	V
M		$R_L = 45\Omega$ to 70Ω	1.5	-	3.3	V
V _{O(diff)}	Differential output voltage	R _L = 2240Ω	1.5	-	5	V
		Recessive; no load				
		Normal mode: V _{TXD} = V _{CC} ; no load	-50	-	+50	mV
		Standby mode	-0.2	-	0.2	V
M	Description of the second s	Normal mode; V _{TXD} = V _{CC} ; no load	2	$0.5V_{CC}$	3	V
V _{O(rec)}	Recessive output voltage	Standby mode; no load	-0.1		+0.1	V
N.		$-30 V \le V_{CANL} \le +30 V$ $-30 V \le V_{CANH} \le +30 V$				
$V_{th(RX)diff}$	Differential receiver threshold voltage	Normal mode	0.5	0.7	0.9	V
		Standby mode	0.4	0.7	1.15	V
		$-30 V \le V_{CANL} \le +30 V$ $-30 V \le V_{CANH} \le +30 V$				
V _{rec(RX)}	Receiver recessive voltage	Normal mode;	-4	-	0.5	V
		Standby mode;	-4	-	0.4	V
		$-30 V \le V_{CANL} \le +30 V$ $-30 V \le V_{CANH} \le +30 V$				
V _{dom(RX)}	Receiver dominant voltage	Normal mode;	0.9	-	9.0	V
		Standby mode;	1.15	-	9	V
V _{hys(RX)diff}	Differential receiver hysteresis voltage	$-30 V \le V_{CANL} \le +30 V$ $-30 V \le V_{CANH} \le +30 V$	50	120	200	mV
	Dominant short-circuit output current	V_{TXD} =0 V; t < t _{to(dom)TXD} ; V _{CC} = 5 V				
O(sc)dom		pin CANH; V _{CANH} = -3V to +40V	-100	-70	5	mA

^[6] Calculated by design

^[7] The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 9.





		pin CANL; V _{CANL} = -3V to +40V	-5	70	100	mA
l _{O(sc)rec}	Recessive short-circuit output current	Normal mode; $V_{TXD} = V_{CC}$ $V_{CANH} = V_{CANL} = -27$ to 32 V	-5	-	+5	mA
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
١L	Leakage current	$V_{CC} = 0 V$ or V_{CC} = shorted to ground via 47 k Ω ; $V_{CANH} = V_{CANL} = 5 V$	-10	-	+10	μΑ
R _i	Input resistance		9	15	28	kΩ
Ri	Input resistance deviation	Between V_{CANH} and V_{CANL}	-1	-	+1	%
R _{i(dif)}	Differential input resistance		19	30	52	kΩ
C _{i(cm)} [8]	Common-mode input capacitance		-	-	25	pF
C _{i(diff)} [1]	Differential input capacitance		-	-	20	рF
Common m	ode stabilization output; pin SPLIT					
Vo	Output voltage	Normal mode I _{SPLIT} = -500 μA to +500 μA	0.3V _{cc}	0.5V _{cc}	0.7V _{cc}	v
		Normal mode; $R_L = 1 M\Omega$	0.45V _{CC}	$0.5V_{CC}$	$0.55V_{CC}$	V
١L	Leakage current	Standby mode V _{SPLIT} = -12 V to +12 V	-30	-	30	μA
Temperatu	re detection					
T _{j(sd)} [1]	Shutdown junction temperature		-	190	-	°C

9. Dynamic characteristic

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; R_L = 60 Ω unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC.^[9]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transceiver tim	iing; pins CANH, CANL, TXD, and RXD; se					
t _{d(TXD-busdom)}	Delay time from TXD to bus dominant	Normal mode	-	65	-	ns
t _{d(TXD-busrec)}	Delay time from TXD to bus recessive	Normal mode	-	90	-	ns
t _{d(busdom-RXD)}	Delay time from bus dominant to RXD	Normal mode	-	100	-	ns
t _{d(busrec-RXD)}	Delay time from bus recessive to RXD	Normal mode	-	50	-	ns
t _{d(TXDL-RXDL)}	Delay time from TXD LOW to RXD LOW	Normal mode	60	-	220	ns
t _{d(TXDH-RXDH)}	Delay time from TXD HIGH to RXD HIGH	Normal mode	60	-	220	ns
t _{bit(bus)}	Transmitted recessive bit width	t _{bit(TXD)} = 500 ns ^[10]	435	-	530	ns
t _{bit(RXD)}	Bit time on pin RXD	t _{bit(TXD)} = 500 ns ^[2]	400	-	550	ns
Δt_{rec}	Receiver timing symmetry	t _{bit(TXD)} = 500 ns	-65	-	+40	ns
t _{to(dom)TXD}	TXD dominant time-out time	V _{TXD} = 0 V; Normal mode	0.3	2	5	ms
t _{to(dom)bus}	Bus dominant time-out time	Standby mode	0.3	2	5	ms
t _{fltr(wake)bus}	Bus wake-up filter time	Standby mode	0.5	1	3	μs
t _{d(stb-norm)}	Standby to normal mode delay time		7	25	47	μs

⁸ Calculated by design

⁹ All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

¹⁰ See <u>figure 7</u>



High speed CAN Transceiver




Figure 3: Timing diagram





Figure 4: Timing test circuit



High speed CAN Transceiver



- 3) t_{bit(RXD)}
- 4) t_{bit(TXD)}

Figure 5: Loop delay symmetry

10. Thermal characteristics

Symbol	Parameter	Condition	Value	Unit
R _{th(vj-a)} [11]	Thermal resistance from virtual junction to ambient	SO8 package; in free air	145	K/W

11. Test information




Figure 6: timing test circuit

^[11] According to IEC 60747-1



AS1042 High speed CAN Transceiver




Figure 7: Test circuit for measuring transceiver drive symmetry

12. Functional Description

12.1 Operating mode

The transceiver supports two operating modes, Normal and Standby, which are selected via pin STB. See this table for a description of the operating modes under normal supply conditions.

Mada		Pin RXD			
Mode	Pin STB	LOW	HIGH		
Normal	LOW	Bus dominant	Bus recessive		
Standby	HIGH	Wake-up request detected	No Wake-up request detected		

12.1.1 Normal mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 2 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME.


12.1.2 Standby mode

A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and Normal-mode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity. The wake-up filter on the output of the low-power receiver does not latch bus dominant states but ensures that only bus dominant and bus recessive states that persist longer than $t_{fitr(wake)bus}$ are reflected on pin RXD.

In Standby mode, the bus lines are biased to the ground to minimize the system supply current. When pin RXD goes LOW to signal a wake-up request, a transition to Normal mode will not be triggered until STB is forced LOW.









12.2 Fail-Safe Features

12.2.1 TXD dominant time-out function

A "TXD dominant time-out" timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set to HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 40 Kbit/s.

12.2.2 Bus dominant time-out function

In Standby mode, a "bus dominant time-out" timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than $t_{to(dom)bus}$, the RXD pin is reset to HIGH. This function prevents a clamped dominant bus (due to a bus short-circuit or a failure in one of the other nodes on the network) from generating a permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus changes from dominant to recessive state.

12.2.3 Undervoltage detection on pin VCC and POR threshold

Should V_{CC} drop below the V_{CC} undervoltage detection level, $V_{uvd(VCC)}$, the transceiver will switch

to Standby mode. The logic state of pin STB will be ignored until VCC has recovered.

If V_{cc} drops below the $V_{th(POR)}$ the transceiver will switch off and disengage from the bus (zero load) until V_{cc} has recovered.

12.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, the output drivers will be disabled until the virtual junction temperature falls below $T_{j(sd)}$ and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillation due to temperature drift is avoided.

12.3 Split pin

Using the SPLIT pin in conjunction with a split termination network (see Figure 4 and Figure 10) can help to stabilize the recessive voltage level on the bus. This will reduce EME in networks with DC leakage to ground (e.g. from deactivated nodes with poor bus leakage performance). In Normal mode, pin SPLIT delivers a DC output voltage of 0.5V_{cc}. In Standby mode or when V_{cc} is off, pin SPLIT is floating. When not used, the SPLIT pin should be left open.








Figure 9: Stabilization circuitry and application

13. Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q100 Rev-G - Failure mechanism-based stress test qualification for integrated circuits and is suitable for use in automotive applications.

14. Application information




Figure 10: Typical application with a 5V microcontroller





15. Packaging

15.1 Summary

Terminal position code Package type descriptive code Package type industry code Package style descriptive code Package body material type Mounting method type D (double) SO8 SO8 SO (small outline) P (plastic) S (surface mount)

Symbol	Parameter	Min	Nom	Max	Unit
А	Seated height		1.75	1.75	mm
A ₂	Package height	1.25	1.35	1.45	mm
D	Package length	4.8	4.9	5	mm
е	Nominal pitch		1.27		mm
E	E Package width		3.9	4	mm
n ₂	Actual quantity of termination		8		

15.2 Package outline

Parameter	Min	Max	Unit
D <u>[*]</u>	4.8	5	mm
У	0.1	0.1	mm




Figure 11

Parameter	Min	Max	Unit
A _{MAX}	1.75	1.75	mm
A ₁	0.1	0.25	mm
A ₂	1.25	1.45	mm
A ₃	0.25	0.25	mm
L	1.05	1.05	mm
Lp	0.4	1.0	mm
Q	0.6	0.7	mm
θ	0°	8°	mm




Figure 12

^{*} Plastic or metal protrusions of 0.15 mm maximum per side are not included





High	speed	CAN	Trans	ceiver
------	-------	-----	-------	--------

Parameter	Min	Max	Unit
С	0.19	0.25	mm
E ^[*]	3.8	4.0	mm
H _E	5.8	6.2	mm
v	0.25	0.25	mm




Figure 13




Figure 14

Parameter	Min	Max	Unit
b _p	0.36	0.49	mm
е	1.27	1.27	mm
w	0.25	0.25	mm
Z ^[*]	0.3	0.7	mm

^{*} Plastic or metal protrusions of 0.25 mm maximum per side are not included



16. Appendix: ISO 11898-2:2016 parameter

ISO 11898-2:2016		Datasheet		
Parameter	Notation	Symbol	Parameter	
IS-PMA recessive output characteristics, bus biasing active/ina	active			
Single ended output voltage on CAN_H	V _{CAN_H}	M	Recessive output voltage	
ingle ended output voltage on CAN_L	V _{CAN_L}	– V _{O(rec)}		
Differential output voltage	V_{Diff}	V _{O(diff)}	Differential output voltage	
Optional HS-PMA transmit dominant timeout				
ransmit dominant timeout, long	+	+	TXD dominant time-out time	
ransmit dominant timeout, short	— t _{dom}	t _{to(dom)TXD}	TXD dominant time-out time	
IS-PMA dominant output characteristics				
ingle ended voltage on CAN_H	V _{CAN_H}	V	Dentionet extended by	
ingle ended voltage on CAN_L	V _{CAN_L}	– V _{O(dom)}	Dominant output voltage	
Differential voltage on normal bus load				
Differential voltage on effective resistance during arbitration	V_{Diff}	V _{O(diff)}	Differential output voltage	
Optional: Differential voltage on extended bus load range				
IS-PMA driver symmetry			•	
Driver symmetry	V _{SYM}	V _{TXsym}	Transmitter voltage symmetry	
Aaximum HS-PMA driver output current			·	
bsolute current on CAN_H	I _{CAN_H}		Dominant short-circuit output	
bsolute current on CAN_L	I _{CAN_L}	O(sc)dom	current	
IS-PMA static receiver input characteristics, bus biasing active		1		
ecessive state differential input voltage range Dominant		V _{th(RX)dif}	Differential receiver threshold voltage	
tate differential input voltage range	V _{Diff}	V _{rec(RX)}	Receiver recessive voltage	
		V _{dom(RX)}	Receiver dominant voltage	
IS-PMA implementation loop delay requirement				
oop delay	t _{Loop}	t _{d(TXDH-RXDH)}	Delay time from TXD HIGH to RXD HIGH	
		t _{d(TXDL-RXDL)}	Delay time from TXD LOW to RXD LOW	
IS-PMA receiver input resistance (matching)				
ifferential internal resistance	R _{Diff}	R _{i(dif)}	Differential input resistance	
ingle ended internal resistance	R _{CAN_H} R _{CAN_L}	R _i	Input resistance	
Natching of internal resistance	MR	ΔR_i	Input resistance deviation	
Optional HS-PMA implementation data signal timing requirem bove 2 Mbit/s up to 5 Mbit/s	ents for use w	vith bit rates al	bove 1 Mbit/s up to 2 Mbit/s and	
ransmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, ntended	t _{Bit(Bus)}	t _{bit(bus)}	Transmitted recessive bit width	
eceived recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	t _{Bit(RXD)}	t _{bit(RXD)}	Bit time on pin RXD	
eceiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	Δt_{Rec}	Δt_{rec}	Receiver timing symmetry	
S-PMA maximum leakage currents on CAN_H and CAN_L, un	owered		•	
eakage current on CAN_H, CAN_L	I _{CAN_H} I _{CAN_L}	IL	Leakage current	
IS-PMA maximum ratings of $V_{CAN_{-}H}$, $V_{CAN_{-}L}$, and V_{Diff}				
Maximum rating V _{Diff}	V _{Diff}	V _(CANH-CANL)	voltage between pin CANH and pin CANL	



High speed CAN Transceiver

General maximum rating V_{CAN_H} and V_{CAN_L}	V _{CAN_H}	V _x		
Optional: Extended maximum rating $V_{\text{CAN}_{-H}}$ and $V_{\text{CAN}_{-L}}$	V _{CAN_L}		voltage on pin x	
ISO 11898-2:2016		Datasheet		
Parameter	Notation	Symbol	Parameter	
HS-PMA bus biasing control timings	·	·		
CAN activity filter time, long		mane(bas aom)	bus dominant wake-up time bus recessive wake-up time	
CAN activity filter time, short	t _{Filter}			
/ake-up timeout, short				
Wake-up timeout, long	t _{Wake}	Lto(wake)bus	bus wake-up time-out time	
Timeout for bus inactivity	t _{Silence}	t _{to(silence)}	bus silence time-out time	
Bus Bias reaction time	t _{Bias}	t _{d(busact-bias)}	delay time from bus active to bias	

 $^{{}^{*}}$ t_{fltr(wake)bus} - bus wake-up filter time, in devices with basic wake-up functionality