

1. Introduction

This transceiver can be used as the interface between the protocol controller and the physical bus wires in a Controller Area Network (CAN). It is primarily intended for low-speed applications up to 125 kBd in passenger cars. The device provides differential receive and transmit capability and will switch to single-wire transmitter and/or receiver in error conditions.

2. Features

2.1 General

- Operating supply range $6\text{ V} \leq V_{\text{BAT}} \leq 26\text{ V}$
- Baud rate up to 125 kBd
- Up to 32 nodes can be connected
- Supports unshielded bus wires
- Low Electro-Magnetic Emission (EME) and high Electro-Magnetic Immunity (EMI) based on IEC 62228 (2007)
- Fully ISO 11898-3:2006 compliant
- High ESD robustness
- Transmit Data (TXD) dominant time-out function
- High receiver common mode input voltage range at no fault condition
- Low-voltage microcontroller support

2.2 Protections

- Over-temperature protection
- Under-voltage protection on V_{CC}
- Battery supply under-voltage protection
- Bus pins short-circuit safe to battery and to ground
- Bus lines protected against transients in an automotive environment
- An unpowered node does not disturb the bus lines


- Microcontroller interface without reverse current paths, if unpowered

2.3 Bus failure management

- Supports single-wire transmission modes with ground offset voltages up to 1.5 V
- Automatic switching to single-wire mode in the event of bus failures, even when the CANH bus wire is short-circuited to V_{CC}
- Automatic reset to differential mode if bus failure is removed
- Full wake-up capability during failure modes

2.4 Low power modes

- Low quiescent current in sleep and standby modes with wake-up via bus lines
- Software accessible power-on reset flag



3. Pinning

3.1 Pin configuration




Figure 1: Pin configuration

3.2 Pin description

| Symbol | Description | | | | | | |
|---|--|--|------------|---|------------|---|------------|
| INH | Inhibit output for switching an external voltage regulator if a wake-up signal occurs | | | | | | |
| TXD | Transmit data input for activating the driver to the bus lines | | | | | | |
| RXD | Receive data output for reading out the data from the bus lines | | | | | | |
| $\overline{\text{ERR}}$ | Error, wake-up and power-on indication output <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">normal operating mode when a bus failure is detected</td> <td style="width: 40%;">active low</td> </tr> <tr> <td>standby and sleep mode when a wake-up is detected</td> <td>active low</td> </tr> <tr> <td>power-on standby when a V_{BAT} power-on event is detected</td> <td>active low</td> </tr> </table> | normal operating mode when a bus failure is detected | active low | standby and sleep mode when a wake-up is detected | active low | power-on standby when a V_{BAT} power-on event is detected | active low |
| normal operating mode when a bus failure is detected | active low | | | | | | |
| standby and sleep mode when a wake-up is detected | active low | | | | | | |
| power-on standby when a V_{BAT} power-on event is detected | active low | | | | | | |
| $\overline{\text{STB}}$ | Standby digital control signal input; together with the input signal on pin EN this input determines the state of the transceiver | | | | | | |
| EN | Enable digital control signal input; together with the input signal on pin $\overline{\text{STB}}$ this input determines the state of the transceiver | | | | | | |
| $\overline{\text{WAKE}}$ | Local wake-up signal input (active low); both falling and rising edges are detected | | | | | | |
| RTH | Termination resistor connection; in case of a CANH bus wire error the line is terminated with a predefined impedance | | | | | | |
| RTL | Termination resistor connection; in case of a CANL bus wire error the line is terminated with a predefined impedance | | | | | | |
| VCC | Supply voltage | | | | | | |
| CANH | High-level CAN bus line | | | | | | |
| CANL | Low-level CAN bus line | | | | | | |
| GND | Ground | | | | | | |
| BAT | Battery supply voltage | | | | | | |

4. Quick reference data

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---------------------|---|--|-----------------------|-----|------|------|
| V _{BAT} | Battery Supply voltage | No time limit | -0.3 | - | 40 | V |
| | | Operating mode | 5.0 | - | 40 | V |
| | | Load dump | - | - | 55 | V |
| I _{BAT} | Battery Supply current | Sleep mode at V _{RTL} = V _{WAKE} = V _{INH} = V _{BAT} = 14 V; T _{amb} = -40°C to +125°C | - | 30 | 133 | µA |
| V _{CC} | Supply voltage | | 4.75 | - | 5.25 | V |
| V _{CANH} | Voltage on pin CANH | V _{CC} ≥ 0 V; V _{BAT} ≥ 0 V; no time limit; with respect to any other pin | -40 | - | 40 | V |
| V _{CANL} | Voltage on pin CANL | V _{CC} ≥ 0 V; V _{BAT} ≥ 0 V; no time limit; with respect to any other pin | -40 | - | 40 | V |
| V _{O(dom)} | Dominant output voltage | V _{TXD} = 0 V; V _{EN} = V _{CC} | | | | |
| | On pin CANH | I _{CANH} = -40 mA | V _{CC} - 1.4 | - | - | V |
| | On pin CANL | I _{CANL} = 40 mA | - | - | 1.4 | V |
| t _{pd(L)} | Propagation delay TXD (low) to RXD (low) | No failures; R _{CANL} = R _{CANH} = 125 Ω; C _{CANL} = C _{CANH} = 1 nF | - | - | 1.4 | µs |
| T _{vj} | Virtual junction temperature | | -40 | - | +150 | °C |

5. Ordering information

| IC name | Packaging | | Version |
|---------|-----------|--|---------|
| | Name | Description | |
| LSCAN | SO14 | Plastic small outline package; 14 leads; body width 3.9 mm | ??? |

6. Block diagram




Figure 2: Block diagram

7. Functional description

The LSCAN can be used as the interface between the protocol controller and the physical bus wires in a Controller Area Network (CAN). It is primarily intended for low-speed applications up to 125 kbd in passenger cars. The device provides differential transmit capability to the CAN bus and differential receive capability to the CAN controller.

In normal operating mode, the differential receiver is output on pin RXD. The differential receiver inputs are connected to pins CANH and CANL through integrated filters. The filtered input signals are also used for the single-wire receivers. The receivers connected to pins CANH and CANL have threshold voltages that ensure a

maximum noise margin in single-wire mode. A timer function (TXD dominant time-out function) has been integrated to prevent the bus lines from being driven into a permanent dominant state (thus blocking the entire network communication) due to a situation in which pin TXD is permanently forced to a low level, caused by any application failure.

If the duration of the low level on pin TXD exceeds a certain time, the transmitter will be disabled. The timer will be reset by a high level on pin TXD.

To reduce EME, the rise and fall slopes are limited. This allows the use of an unshielded

twisted pair or a parallel pair of wires for the bus lines.

The device supports transmission capability on either bus line if one of the wires is corrupted. The failure detection logic automatically selects a suitable transmission mode.

7.1 Failure detector

The failure detector is fully active in the normal operating mode. After the detection of a single bus failure the detector switches to the

appropriate mode. The differential receiver threshold voltage is set at -3.2 V typical with respect to $V_{CC} = 5$ V. This ensures correct reception with a noise margin as high as possible in the normal operating mode and in the event of failures 1, 2, 5 and 6a.

These failures, or recovery from them, do not

destroy ongoing transmissions. The output drivers remain active, the termination does not change and the receiver remains in differential mode.

| Failure | Description | RTH | RTL | CANH driver | CANL driver | Receiver mode |
|---------|--|----------------------------------|---------------------|-------------|-------------|---------------|
| 1 | CANH wire interrupted | on | on | on | on | Differential |
| 2 | CANL wire interrupted | on | on | on | on | Differential |
| 3 | CANH short-circuited to battery | weak ^[1] ₁ | on | off | on | CANL |
| 3a | CANH short-circuited to V_{CC} | weak ^[1] | on | off | on | CANL |
| 4 | CANL short-circuited to ground | on | weak ^[2] | on | off | CANH |
| 5 | CANH short-circuited to ground | on | on | on | on | Differential |
| 6 | CANL short-circuited to battery | on | weak ^[2] | on | off | CANH |
| 6a | CANL short-circuited to V_{CC} | on | on | on | on | Differential |
| 7 | CANL and CANH mutually short-circuited | on | weak ^[2] | on | off | CANH |

^[1] This implies a pull-down current source behavior of 75 μ A typical.

^[2] This implies a pull-up current source behavior of 75 μ A typical.

Failures 3, 3a and 6 are detected by comparators connected to the CANH and CANL bus lines.

Failures 3 and 3a are detected in a two-step approach. If the CANH bus line exceeds a certain voltage level, the differential comparator signals a continuous dominant condition. After a first time-out the transceiver switches to single-wire operation through CANH. If the CANH bus line is still exceeding the CANH detection voltage for a second time-out, it switches to CANL operation; the CANH driver is switched off and the RTH bias changes to the pull-down current source. The time-outs (delays) are needed to avoid false triggering by external RF fields.

Failure 6 is detected if the CANL bus line exceeds its comparator threshold for a certain period of time. This delay is needed to avoid false triggering by external RF fields. After detection of failure 6, the reception is switched to the single-wire mode through CANH; the CANL driver is switched off and the RTL bias changes to the pull-up current source.

Recovery from failures 3, 3a and 6 is detected automatically after reading a consecutive recessive level by corresponding comparators for a certain period of time.

Failures 4 and 7 initially result in a permanent dominant level on pin RXD. After a time-out the CANL driver is switched off and the RTL bias changes to the pull-up current source. Reception continues by switching to the single-wire mode via pins CANH or CANL. When failures 4 or 7 are removed, the recessive bus levels are restored. If the differential voltage remains below the recessive threshold level for a certain period of time, reception and transmission switch back to the differential mode.

If any of the wiring failure occurs, the output signal on pin $\overline{\text{ERR}}$ will be set to low. On error

recovery, the output signal on pin $\overline{\text{ERR}}$ will be set to high again. In case of an interrupted open bus wire, this failure will be detected and signaled only if there is an open wire between the transmitting and receiving node(s). Thus, during open wire failures, pin $\overline{\text{ERR}}$ typically toggles.

During all single-wire transmissions, EMC (electromagnetic compatibility) performance (both immunity and emission) is worse than in the differential mode. The integrated receiver filters suppress any HF noise induced into the bus wires. The cut-off frequency of these filter is a compromise between propagation delay and HF suppression. In single-wire mode, LF noise cannot be distinguished from the required signal.

7.2 Low power modes

The LSCAN transceiver provides three low power modes (sleep, standby and power-on standby) which can be entered and exited via $\overline{\text{STB}}$ and EN (Figure 3).

The sleep mode is the mode with the lowest power consumption. Pin INH is switched to high-impedance for deactivation of the external voltage regulator. Pin CANL is biased to the battery voltage via pin RTL. Pins RXD and $\overline{\text{ERR}}$ will signal the wake-up interrupt even in case V_{CC} is not present.

The standby mode operates in the same way as the sleep mode but with a high level on pin INH.

The power-on standby mode is the same as the standby mode, however, in this mode the battery power-on flag is shown on pin ERR instead of the wake-up interrupt signal. The output on pin RXD will show the wake-up interrupt. This mode is only for reading out the power-on flag.

The following table describes mentioned low power modes and normal operating mode.

| Mode | Pin $\overline{\text{STB}}$ | Pin EN | Pin $\overline{\text{ERR}}$ | | Pin RXD | | Pin RTL switched to |
|--|-----------------------------|-----------------------------------|---|----------------|---|-------------------------|---------------------|
| | | | Low | High | Low | High | |
| Go to sleep command Sleep Stand by | Low Low Low | High Low ^[1] Low | wake-up interrupt signal ^[2] | ^[3] | wake-up interrupt signal ^[2] | ^[3] | V_{BAT} |
| Power-on standby | High | Low | V_{BAT} power-on flag ^[4] | | wake-up interrupt signal ^[2] | | V_{BAT} |
| Normal operating | High | High | Error flag | No error flag | dominant received data | recessive received data | V_{CC} |

^[1] In case the go to sleep command was used before. When V_{CC} drops, pin EN will become low, but due to the fail-safe functionality this does not affect the internal functions.

^[2] Wake-up interrupts are released when entering normal operating mode.

^[3] For LSCAN a diode is added in series with the high-side driver of $\overline{\text{ERR}}$ and RXD to prevent a reverse current from $\overline{\text{ERR}}$ to V_{CC} in the unpowered state

^[4] V_{BAT} power-on flag will be reset when entering normal operating mode.

Wake-up requests are recognized by the transceiver through two possible channels:

- The bus lines for remote wake-up
- Pin $\overline{\text{WAKE}}$ for local wake-up

In order to wake-up the transceiver remotely through the bus lines, a filter mechanism is integrated. This mechanism makes sure that noise and any present bus failure conditions do not result into an erroneous wake-up. Because of this mechanism it is not sufficient to simply pull the CANH or CANL bus lines to a dominant level for a certain time. To guarantee a successful remote wake-up under all conditions, a message frame with a dominant phase of at least the maximum specified $t_{\text{dom(CANH)}}$ or $t_{\text{dom(CANL)}}$ in it's required.

A local wake-up through pin $\overline{\text{WAKE}}$ is detected by a rising or falling edge with a consecutive level exceeding the maximum specified t_{WAKE} . On a wake-up request the transceiver will set the output on pin INH to HIGH which can be used to activate the external supply voltage regulator. A wake-up request is signaled on $\overline{\text{ERR}}$ or RXD with an active low signal. So the external microcontroller can activate the transceiver via pins $\overline{\text{STB}}$ and EN.

To prevent a false remote wake-up due to transients or RF fields, the wake-up voltage levels have to be maintained for a certain period of time. In the low power modes the failure detection circuit remains partly active to prevent an increased power consumption in the event of failures 3, 3a, 4 and 7.

To prevent a false local wake-up during an open wire at pin $\overline{\text{WAKE}}$, this pin has a weak pull-up current source towards V_{BAT} . However, in order to protect the transceiver against any EMC immunity issues, it is recommended to connect a not used pin $\overline{\text{WAKE}}$ to pin BAT. Pin INH is set to floating only if the go to sleep command is entered successfully. To enter a successful go to sleep command under all conditions, this command must be kept stable for the maximum specified $t_{\text{d(sleep)}}$.

Pin INH will be set to a high level again by the following events only:

- V_{BAT} power-on (cold start)
- Rising or falling edge on pin $\overline{\text{WAKE}}$
- Pin $\overline{\text{STB}}$ goes to a high level with V_{CC} active

- A message frame with a dominant phase of at least the maximum specified $t_{\text{dom(CANH)}}$ or $t_{\text{dom(CANL)}}$, while pin EN or pin $\overline{\text{STB}}$ is at a low level

To provide fail-safe functionality, the signals on pins $\overline{\text{STB}}$ and EN will internally be set to low when V_{CC} is below a certain threshold voltage ($V_{\text{CC(stb)}}$). An unused output pin INH can simply be left open within the application.

7.3 Power on

After power-on (V_{BAT} switched on) the signal on pin INH will become high and an internal power-on flag will be set. This flag can be read in the power-on standby mode through pin $\overline{\text{ERR}}$ ($\overline{\text{STB}} = 1$; EN = 0) and will be reset by entering the normal operating mode.




Figure 3: Mode control

7.4 Protections

A current limiting circuit protects the transmitter output stages against short-circuit to positive and negative battery voltage.

If the junction temperature exceeds the typical value of 175°C, the transmitter output stages are disabled. Because the transmitter is responsible for the major part of the power

dissipation, this will result in a reduced power dissipation and hence a lower chip temperature. All other parts of the device will continue to operate.

The pins CANH and CANL are protected against electrical transients which may occur in an automotive environment.

8. Static characteristics

$V_{CC} = 4.75\text{ V to }5.25\text{ V}$; $V_{BAT} = 5.0\text{ V to }40\text{ V}$; $V_{STB} = V_{CC}$; $T_{vj} = -40^\circ\text{C to }+150^\circ\text{C}$; all mentioned voltages are defined with respect to ground; positive currents flow into the device; unless otherwise specified.^[1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------------------|--|---|------|-----|------|------|
| Supply; pin V_{CC} | | | | | | |
| V _{BAT} | Battery supply voltage | No time limit | -0.3 | - | +40 | V |
| | | Operating mode | 5.0 | - | 40 | V |
| | | Load dump | - | - | 55 | V |
| I _{BAT} | Battery supply current | Sleep mode at V _{RTL} = V _{WAKE} = V _{INH} = V _{BAT} = 14 V; T _{amb} = -40°C to +125°C | - | 30 | 133 | μA |
| | | Low power mode at V _{RTL} = V _{WAKE} = V _{INH} = V _{BAT} ; T _{amb} = -40°C to +125°C | | | | |
| | | V _{BAT} = 5 V to 8 V | 10 | - | 111 | μA |
| | | V _{BAT} = 8 V to 40 V | 10 | - | 197 | μA |
| | | Normal operating mode at V _{RTL} = V _{WAKE} = V _{INH} = V _{BAT} = 5 V to 40 V | - | 145 | 250 | μA |
| V _{poF(BAT)} | Power-on flag voltage on pin BAT | Low power modes | | | | |
| | | Power-on flag set | - | - | 3.5 | V |
| | | Power-on flag not set | 5 | - | - | V |
| V _{CC} | Supply voltage | | 4.75 | - | 5.25 | V |
| V _{CC(stb)} | Supply voltage for forced standby mode (fail-safe) | | 3.0 | - | 4.5 | V |
| I _{CC} | Supply current | Normal operating mode; V _{TXD} = V _{CC} (recessive) | 3 | 5.5 | 12 | mA |
| | | Normal operating mode; V _{TXD} = 0 V (dominant); no load | 3.5 | 13 | 22 | mA |
| | | Low power modes at V _{TXD} = V _{CC} | | | | |
| | | T _{amb} = -40°C to +85°C | 0 | 0 | 7.5 | mA |
| | | T _{amb} = +85°C to +125°C | 0 | 0 | 25.5 | mA |

Pins \overline{STB} , EN and TXD

| | | | | | | |
|-----------------|--------------------------|--|------|---|-----------------------|---|
| V _{IH} | High-level input voltage | | 2.88 | - | V _{CC} + 0.4 | V |
|-----------------|--------------------------|--|------|---|-----------------------|---|

$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$; $V_{BAT} = 5.0 \text{ V to } 40 \text{ V}$; $V_{STB} = V_{CC}$; $T_{vj} = -40^\circ\text{C to } +150^\circ\text{C}$; all mentioned voltages are defined with respect to ground; positive currents flow into the device; unless otherwise specified.^[1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------|------------------------------|---------------------|------|------|-------|---------------|
| V_{IL} | Low-level input voltage | | -0.3 | - | +2.21 | V |
| I_{IH} | High-level input current | | | | | |
| | Pins \overline{STB} and EN | $V_I = 4 \text{ V}$ | - | 11 | 20 | μA |
| | Pin TXD | $V_I = 3 \text{ V}$ | -175 | -80 | -45 | μA |
| I_{IL} | Low-level input current | | | | | |
| | Pins \overline{STB} and EN | $V_I = 1 \text{ V}$ | 1.5 | 12 | - | μA |
| | Pin TXD | $V_I = 1 \text{ V}$ | -450 | -250 | -120 | μA |

Pins RXD and ERR

| | | | | | | |
|----------------|---|---|----------------|----------------|----------------|---|
| $V_{OH(norm)}$ | High-level output voltage in normal mode | | | | | |
| | On pin \overline{ERR} | $I_O = -100 \mu\text{A}$ | $V_{CC} - 0.9$ | - | V_{CC} | V |
| | On pin RXD | $I_O = -1 \text{ mA}$ | $V_{CC} - 0.9$ | - | V_{CC} | V |
| $V_{OH(lp)}$ | High-level output voltage in low-power mode | | | | | |
| | On pin \overline{ERR} | $I_O = -100 \mu\text{A}$ | $V_{CC} - 1.1$ | $V_{CC} - 0.7$ | $V_{CC} - 0.4$ | V |
| | On pin RXD | $I_O = -100 \mu\text{A}$ | $V_{CC} - 1.1$ | $V_{CC} - 0.7$ | $V_{CC} - 0.4$ | V |
| V_{OL} | Low-level output voltage | $I_O = -1.6 \text{ mA}$ | 0 | - | 0.5 | V |
| | | $I_O = -1.2 \text{ mA}$; $V_{CC} < 4.75 \text{ V}$ | 0 | - | 0.5 | V |
| | | $I_O = -5 \text{ mA}$ | 0 | - | 1.7 | V |

Pin INH

| | | | | | | |
|--------------|-------------------------|---|---|---|-----|---------------|
| ΔV_H | High-level voltage drop | $I_{INH} = -0.18 \text{ mA}$; $V_{BAT} \geq 5.5 \text{ V}$ | - | - | 1.0 | V |
| | | $I_{INH} = -0.18 \text{ mA}$; $V_{BAT} = 5 \text{ V}$ | - | - | 1.0 | V |
| $ I_L $ | Leakage current | Sleep mode; $V_{INH} = 0 \text{ V}$ | - | - | 10 | μA |

Pin WAKE

| | | | | | | |
|----------------|---------------------------|---|------|-----|-----|---------------|
| I_{IL} | Low-level input current | $V_{WAKE} = 0 \text{ V}$; $V_{BAT} = 40 \text{ V}$ | -12 | -4 | -1 | μA |
| $V_{th(wake)}$ | Wake-up threshold voltage | $V_{STB} = 0 \text{ V}$ | 2.61 | 3.2 | 4.6 | V |

Bus lines; pins CANH and CANL

| | | | | | | |
|----------------|---|--|----------------|---------------|--------------|---------------|
| $V_{th(dif)}$ | Differential receiver threshold voltage | No failures and bus failures 1, 2, 5 and 6a; (see Figure 4) | | | | |
| | | $V_{CC} = 5 \text{ V}$ | -3.5 | -3.2 | -3 | V |
| | | $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ | $-0.70V_{CC}$ | $-0.64V_{CC}$ | $-0.6V_{CC}$ | V |
| $V_{O(dom)}$ | Dominant output voltage | $V_{TXD} = 0$; $V_{EN} = V_{CC}$ | | | | |
| | On pin CANH | $I_{CANH} = -40 \text{ kA}$ | $V_{CC} - 1.4$ | - | - | V |
| | On pin CANL | $I_{CANL} = 40 \text{ kA}$ | - | - | 1.4 | V |
| $V_{O(reces)}$ | Recessive output voltage | $V_{TXD} = V_{CC}$ | | | | |
| | On pin CANH | $R_{RTH} < 4 \text{ k}\Omega$ | - | - | 0.2 | V |
| | On pin CANL | $R_{RTL} < 4 \text{ k}\Omega$ | $V_{CC} - 0.2$ | - | - | V |
| $I_{O(CANH)}$ | Output current on pin CANH | Normal mode; $V_{CANH} = 0 \text{ V}$; $V_{TXD} = 0 \text{ V}$ | -120 | -85 | -55 | mA |
| | | Low power modes; $V_{CANH} = 0 \text{ V}$; $V_{CC} = 5 \text{ V}$ | - | -0.5 | - | μA |

$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$; $V_{BAT} = 5.0 \text{ V to } 40 \text{ V}$; $V_{STB} = V_{CC}$; $T_{vj} = -40^\circ\text{C to } +150^\circ\text{C}$; all mentioned voltages are defined with respect to ground; positive currents flow into the device; unless otherwise specified.^[1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------|--|--|--------------|--------------|--------------|------------------|
| $I_{O(CANL)}$ | Output current on pin CANL | Normal mode; $V_{CANL} = 14 \text{ V}$; $V_{TXD} = 0 \text{ V}$ | 55 | 75 | 110 | mA |
| | | Normal mode; $V_{CANL} = 14 \text{ V}$; $V_{BAT} = 14 \text{ V}$ | - | 0 | - | μA |
| $V_{det(sc)(CANH)}$ | Detection voltage for short-circuit to battery voltage on pin CANH | Normal mode; $V_{CC} = 5 \text{ V}$ | 1.6 | 1.7 | 1.95 | V |
| | | Low power modes | 1.2 | 1.85 | 3 | V |
| $V_{det(sc)(CANL)}$ | Detection voltage for short-circuit to battery voltage on pin CANL | Normal mode | | | | |
| | | $V_{CC} = 5 \text{ V}$ | 6.5 | 7.25 | 7.75 | V |
| | | $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ | $1.3V_{CC}$ | $1.45V_{CC}$ | $1.55V_{CC}$ | V |
| $V_{th(wake)}$ | Wake-up threshold voltage | | | | | |
| | On pin CANH | Low power modes | 1.7 | 1.8 | 2.5 | V |
| | On pin CANL | Low power modes | 2.5 | 3.2 | 3.9 | V |
| $\Delta V_{th(wake)}$ | Difference of wake-up threshold voltages on CANL and CANH | Low power modes | 0.8 | 1.4 | 1.4 | V |
| $V_{th(se)(CANH)}$ | Single-ended receiver threshold voltage on pin CANH | Normal operating mode and failures 4, 6 and 7 | | | | |
| | | $V_{CC} = 5 \text{ V}$ | 1.5 | 1.75 | 2.0 | V |
| | | $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ | $0.3V_{CC}$ | $0.35V_{CC}$ | $0.4V_{CC}$ | V |
| $V_{th(se)(CANL)}$ | Single-ended receiver threshold voltage on pin CANL | Normal operating mode and failures 3 and 3a | | | | |
| | | $V_{CC} = 5 \text{ V}$ | 3.1 | 3.25 | 3.45 | V |
| | | $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ | $0.62V_{CC}$ | $0.65V_{CC}$ | $0.69V_{CC}$ | V |
| $R_{i(dif)}$ | Differential input resistance | Normal mode | 210 | 330 | 410 | k Ω |
| $R_{i(se)(CANH)}$ | Single-ended input resistance On pin CANH | Normal mode | 105 | 165 | 205 | k Ω |
| $R_{i(se)(CANL)}$ | Single-ended input resistance On pin CANL | Normal mode | 105 | 165 | 205 | k Ω |
| Pins RTH and RTL | | | | | | |
| $R_{sw(RTH)}$ | Switch-on resistance on pin RTH | Normal operating mode; switch-on resistance between pin RTH and GND; $ I_O < 10 \text{ mA}$ | - | 48 | 100 | Ω |
| $R_{sw(RTL)}$ | Switch-on resistance on pin RTL | Normal operating mode; switch-on resistance between pin RTL and GND; $ I_O < 10 \text{ mA}$ | - | 48 | 100 | Ω |
| $V_{O(RTH)}$ | Output voltage on pin RTH | Low power modes; $I_O = 100 \mu\text{A}$ | - | 0.75 | 1.76 | V |
| $I_{O(RTL)}$ | Output current on pin RTL | Low power modes; $V_{RTL} = 0 \text{ V}$ | -1.5 | -0.57 | -0.2 | mA |
| $I_{pu(RTL)}$ | Pull-up current on pin RTL | Normal operating mode and failures 4, 6 and 7 | - | 70 | - | μA |
| $I_{pd(RTH)}$ | Pull-down current on pin RTH | Normal operating mode and failures 3 and 3a | - | 70 | - | μA |
| Thermal shutdown | | | | | | |
| $T_{j(sd)}$ | Shut down junction temperature | | 150 | 170 | 185 | $^\circ\text{C}$ |

[1] All parameters are guaranteed over the virtual junction temperature range by design, but only 100 % tested at $T_{amb} = 125^\circ\text{C}$ for dies on wafer level, and above this for cased products 100 % tested at $T_{amb} = 25^\circ\text{C}$, unless otherwise specified.

9. Dynamic characteristics

$V_{CC} = 4.75\text{ V to }5.25\text{ V}$; $V_{BAT} = 5.0\text{ V to }40\text{ V}$; $V_{STB} = V_{CC}$; $T_{vj} = -40^{\circ}\text{C to }+150^{\circ}\text{C}$; $R_{CANH} = R_{CANL} = 125\ \Omega$; $C_{CANH} = C_{CANL} = 1\text{ nF}$; all mentioned voltages are defined with respect to ground; unless otherwise specified.^[1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------------|---|--|------|-----|-------------------|---------------|
| $t_{t(r-d)}$ | Transition time for recessive to dominant (on pins CANL and CANH) | Between 10 % and 90 %; (see Figure 5) | 0.25 | - | - | μs |
| $t_{t(d-r)}$ | Transition time for dominant to recessive (on pins CANL and CANH) | Between 10 % and 90 %; (see Figure 5) | 0.25 | - | - | μs |
| $t_{pd(\text{low})}$ | Propagation delay TXD (low) to RXD (low) | No failures; (see Figure 4 and Figure 5) | - | - | 1.4 | μs |
| | | All failures except CANL shorted to CANH; (see Figure 4 and Figure 5) | - | - | 2.1 | μs |
| | | failure 7, CANL shorted to CANH; $R_{CANL}=1\text{ M}\Omega$; (see Figure 4 and Figure 5) | - | - | 2.1 | μs |
| $t_{pd(\text{high})}$ | Propagation delay TXD (high) to RXD (high) | No failures; (see Figure 4 and Figure 5) | - | - | 1.4 | μs |
| | | All failures except CANL shorted to CANH; (see Figure 4 and Figure 5) | - | - | 2.1 | μs |
| | | failure 7, CANL shorted to CANH; $R_{CANL}=1\text{ M}\Omega$; (see Figure 4 and Figure 5) | - | - | 2.1 | μs |
| $t_{dis(\text{TXD})}$ | Disable time of TXD permanent dominant timer | Normal mode; $V_{TXD} = 0\text{ V}$ | 0.75 | - | 4.5 | ms |
| $t_{d(\text{sleep})}$ | Delay time to sleep | | 8 | - | 60 ^[2] | μs |
| t_{WAKE} | Local wake-up time on pin $\overline{\text{ERR}}$ | Low power modes; $V_{BAT} = 14\text{ V}$; for wake-up after receiving a falling or rising edge | 10 | - | 41 ^[2] | μs |
| $t_{\text{dom}(\text{CANH})}$ | Dominant time on pin CANH | Low power modes; $V_{BAT} = 14\text{ V}$ | 10 | - | 41 ^[2] | μs |
| $t_{\text{dom}(\text{CANL})}$ | Dominant time on pin CANL | Low power modes; $V_{BAT} = 14\text{ V}$ | 10 | - | 41 ^[2] | μs |
| t_{det} | Failure detection time | Normal operating mode | | | | |
| | | Failure 3 and 3a | 1.5 | - | 9.6 | ms |
| | | Failure 4, 6 and 7 | 0.2 | - | 1.9 | ms |
| | | Low power modes; $V_{BAT} = 14\text{ V}$ | | | | |
| | | Failure 3 and 3a | 1.5 | - | 9.6 | ms |
| | | Failure 4 and 7 | 0.2 | - | 1.9 | ms |
| n_{det} | Pulse-count failure detection | Difference between CANH and CANL; normal operating mode and failures 1, 2, 5 and 6a; pin $\overline{\text{ERR}}$ becomes low | - | 4 | - | |
| t_{rec} | Failure recovery time | Normal operating mode | | | | |
| | | Failure 3 and 3a | 0.2 | - | 1.9 | ms |
| | | Failure 4 and 7 | 10 | - | 41 | μs |
| | | Failure 6 | 130 | - | 850 | μs |
| | | Low power modes; $V_{BAT} = 14\text{ V}$ | | | | |
| | | Failure 3, 3a, 4 and 7 | 0.2 | - | 1.9 | ms |
| n_{rec} | Number of consecutive pulses for failure recovery | On CANH and CANL simultaneously; failures 1, 2, 5 and 6a | - | 4 | - | |

[1] All parameters are guaranteed over the virtual junction temperature range by design, but only 100 % tested at $T_{\text{amb}} = 125^{\circ}\text{C}$ for dies on wafer level, and above this for cased products 100 % tested at $T_{\text{amb}} = 25^{\circ}\text{C}$, unless otherwise specified.

[2] To guarantee a successful mode transition under all conditions, the maximum specified time must be applied.




Figure 4: Timing diagram

10. Test information




Figure 5: Test circuit for dynamic characteristics

In the test circuit for dynamic characteristics V_{TXD} is a rectangular signal of 50 kHz with 50 % duty cycle and slope time < 10 ns. Termination resistors R_{CANL} and R_{CANH} (125 Ω) are not connected to pin RTL or pin RTH for testing purposes because the minimum load allowed on the CAN bus lines is 500 Ω per transceiver.




Figure 6: Application diagram

10.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 Rev-G - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

11. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
|---------------|---|-------------|-----|------|
| $R_{th(j-a)}$ | Thermal resistance from junction to ambient | In free air | 150 | K/W |
| $R_{th(j-s)}$ | Thermal resistance from junction to substrate | In free air | 50 | K/W |

12. Absolute maximum ratings^[1]

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------|---|---|------|-----------------|--------------------|
| V_{BAT} | Battery supply voltage | | -0.3 | +40 | V |
| V_{CC} | Supply voltage | | -0.3 | +5.5 | V |
| V_{INH} | Voltage on pin INH | | -0.3 | $V_{BAT} + 0.3$ | V |
| V_{TXD} | Voltage on pin TXD | | -0.3 | $V_{CC} + 0.3$ | V |
| V_{RXD} | Voltage on pin RXD | | -0.3 | $V_{CC} + 0.3$ | V |
| V_{ERR} | Voltage on pin \overline{ERR} | | -0.3 | $V_{CC} + 0.3$ | V |
| V_{STB} | Voltage on pin \overline{STB} | | -0.3 | $V_{CC} + 0.3$ | V |
| V_{EN} | Voltage on pin EN | | -0.3 | $V_{CC} + 0.3$ | V |
| $V_{I(WAKE)}$ | Input voltage on pin \overline{WAKE} | With respect to any other pin | -0.3 | +40 | V |
| $I_{I(WAKE)}$ | Input current on pin \overline{WAKE} | ^[2] | -25 | - | mA |
| R_{RTH} | Termination resistance on pin RTH | | 500 | 16000 | Ω |
| R_{RTL} | Termination resistance on pin RTL | | 500 | 16000 | Ω |
| V_{RTH} | Voltage on pin RTH | With respect to any other pin | -0.3 | $V_{BAT} + 0.3$ | V |
| V_{RTL} | Voltage on pin RTL | With respect to any other pin | -0.3 | $V_{BAT} + 0.3$ | V |
| V_{CANH} | Voltage on pin CANH | $V_{CC} \geq 0\text{ V}; V_{BAT} \geq 0\text{ V};$ no time limit; with respect to any other pin | -40 | +40 | V |
| V_{CANL} | Voltage on pin CANL | $V_{CC} \geq 0\text{ V}; V_{BAT} \geq 0\text{ V};$ no time limit; with respect to any other pin | -40 | +40 | V |
| V_{trt} | Transient voltage on pins CANH and CANL | ^[3] | -120 | +80 | V |
| T_{stg} | Storage temperature | | -50 | +150 | $^{\circ}\text{C}$ |

[1] In accordance with IEC 60134.

[2] Only relevant if $V_{WAKE} < V_{GND} - 0.3\text{ V}$; current will flow into pin GND.

[3] Test set-up according to IEC TS 62228, section 4.2.4. Verified by an external test house to ensure pins can withstand ISO 7637 part 1 & 2 automotive transient test pulses 1, 2a, 3a and 3b.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|---------------------------------|------------------------------|------|------|------|
| T_{vj} | Virtual junction temperature | [1] | -40 | +150 | °C |
| V_{esd} | Electrostatic discharge voltage | Human body model[2] | | | |
| | | Pins RTH, RTL, CANH and CANL | -8 | +8 | kV |
| | | All other pins | -2 | +2 | kV |
| | | Machine model[3] | | | |
| | | Any pin | -300 | +300 | kV |
| | | IEC 6100-4-2[4] | | | |
| | | Pins RTH, RTL, CANH and CANL | -6 | +6 | V |

[1] Junction temperature in accordance with "IEC 60747-1". An alternative definition is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$ where $R_{th(vj-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and operating ambient temperature (T_{amb}).

[2] Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor.

[3] Equivalent to discharging a 200 pF capacitor through a 10 Ω resistor and a 0.75 μH coil.

[4] The ESD performance of pins CANH, CANL, RTH and RTL, with respect to GND, was verified by an external test house in accordance with IEC-61000-4-2 (C = 150 pF, R = 330 Ω). The results were equal to, or better than, ±6 kV.

13. Packaging




Figure 7: SO14 package outline

| Dimensions | Min | Typ | Max | Unit |
|------------|------|------|------|------|
| A | 1.47 | - | 1.73 | mm |
| A1 | 0.10 | - | 0.25 | mm |
| A2 | - | 1.45 | - | mm |
| B | 0.33 | - | 0.51 | mm |
| D | 8.53 | - | 8.74 | mm |
| E | 3.80 | - | 3.99 | mm |
| e | - | 1.27 | - | mm |
| H | 5.80 | - | 6.20 | mm |
| L | 0.38 | - | 1.27 | mm |
| θ | 0° | - | 8° | |

Contents

| | |
|------------------------------------|----|
| 1. Introduction..... | 1 |
| 2. Features..... | 1 |
| 2.1 General..... | 1 |
| 2.2 Protections | 1 |
| 2.3 Bus failure management | 1 |
| 2.4 Low power modes..... | 1 |
| 3. Pinning..... | 2 |
| 3.1 Pin configuration..... | 2 |
| 3.2 Pin description | 2 |
| 4. Quick reference data..... | 3 |
| 5. Ordering information | 3 |
| 6. Block diagram | 4 |
| 7. Functional description..... | 4 |
| 7.1 Failure detector | 5 |
| 7.2 Low power modes..... | 6 |
| 7.3 Power on | 8 |
| 7.4 Protections | 9 |
| 8. Static characteristics | 9 |
| 9. Dynamic characteristics | 12 |
| 10. Test information | 13 |
| 10.1 Quality information..... | 14 |
| 11. Thermal characteristics..... | 15 |
| 12. Absolute maximum ratings | 15 |
| 13. Packaging..... | 17 |